Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Can anybody explains process variability and its impact

Status
Not open for further replies.

bschaitanya

Junior Member level 2
Joined
Aug 13, 2010
Messages
24
Helped
5
Reputation
10
Reaction score
6
Trophy points
1,283
Location
Hyderabad
Activity points
1,432
How it relates to speed of digital ckts and clock skew . And what are the other parameter gets affected by process variation.
How does it really impacts DFM
 

Hello-
There has been a lot of posts similar to yours recently. I started a group called PVT Variation in IC design:
PVT Variations in IC Design - Forum for Electronics

I encourage you re-post this same topic to there. If you re-post there, make sure to include which IC process you are using. The type and impact of variations is very dependent on the process. :)

Which process are you using?

-analogLow
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top