Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

can a latch have a clock

Status
Not open for further replies.
hai

yes they have

where they are level sensitive and have recovery and removal violations but in flip flop they are edge sensitive and have setup and hold violations
 

That depends,

An asynchronous latch (transperant latch) doesn't have a clock input - It's level senstive. I.E - moves input to output when the EN signal is high.

A synchronous latch (flip flop) has a clock input and it's edge senstive. I.E - moves input to output on clock edge.
 

Hi
In general speaking latch does not have any clock ant its output depends on its input for example we have SR latch witch is stable when both inputs are low and change when SR = 01 or 10 but if we add clock to latch it changesto Flip flop which can have edge triggered or level triggered clock
 

Latch with a clock is a FF...
You will call it as a latch when there is no clock. And it is purely async
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top