Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

cadence layout DRC errors

Status
Not open for further replies.

rojyar_2020

Newbie level 4
Joined
Jun 28, 2012
Messages
5
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,302
I meet thease DRC errors in my Layout in cadence
1. off grid polygon in layer poly, NIMP or...
2.figure having no stamped connectionS.
N+SD to Psub tap spacing must be <=10u
it should be mentioned that thease errors occur even i draw only one transistor using its standard library (create->instance)
I use IC5141 and 0.18um GPDK cadence technology file. please help.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top