Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Building Clock Tress

Status
Not open for further replies.

aditya1579

Member level 2
Member level 2
Joined
Jan 2, 2013
Messages
47
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Visit site
Activity points
1,624
All,

What is the difference between building clock trees with inverters versus clock buffers ?

What are the advantages / disadvantages of one versus the other ?

Thanks,
Aditya
 

Hai aditya,

The main difference is delay will be less for invertor compare to buffer in most cases
 

The clock std cell has same delay for both transition.
Inverter and buffer are needed to give more flexibility to the tool.
 

Inverters will have same rise and fall delay which is not in case of buffer and which is required for maintaining a min clock pulse width .
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top