Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Boundary-scan/Slave serial configuration mode

Status
Not open for further replies.

cowslip

Junior Member level 1
Joined
Dec 18, 2003
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
129
slave serial mode

Hi everyone,
I wonder what is the difference in result when using boundary-scan or slave serial configuration mode in programming a Xillinx FPGA.

Does anyone knows what "daisy-chain configurations" mean in slave serial mode?

I realize that in boundary-scan configuration mode, the TCK(test clock) is used, while in slave-serial mode cclk is used.

Thanks in advance. :roll:
 

echo47

Advanced Member level 5
Joined
Apr 7, 2002
Messages
3,942
Helped
637
Reputation
1,272
Reaction score
88
Trophy points
1,328
Location
USA
Activity points
33,183
slave serial mode of programming

Both methods will configure the device. You choose the method that's most convenient for you. The JTAG boundry-scan method is popular because it's an industry standard.

Daisy-chain slave serial means you have two or more FPGAs with their configuration pins chained together. You send one long bitstream into the first device, and all the devices get configured. That's conveneint.

You can read more about these options in the "Configuration" chapter of your FPGA documentation. Unfortunately, Xilinx puts this chapter in different books depending on which FPGA you have.
 

    cowslip

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top