Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Best way to model an asynchronous memory?

Status
Not open for further replies.

broussea

Newbie level 2
Joined
Oct 2, 2009
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Belgium
Activity points
1,297
Hi,

I need to model an asynchronous memory for a processor fetch stage. Ideally, I'd like to represent the memory by a delay "D" between the output address pin and the input data pin of my design, so that this delay will be taken into account during synthesis and place&route.

I'm using Design Compiler for synthesis and SoC Encounter for place&route, and I have a very hard time identifying a common (and simple) way to realize this. Could anyone here give me some hints at how to do this? Is there any timing constraints that help to do this?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top