Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

automatic cache netlist generation??

Status
Not open for further replies.

zorjak

Newbie level 3
Joined
May 9, 2009
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,304
Hello guys,

I am new in field of processor design.

currently I am researching memory design part so I was wondering this. Is there some tool that on the market that is used for automatic HSPICE netlist generation. for example automatic hspice netlist generation of L1 cache. for example GUI that demands definition of sram cell type, sense amplifier, decoder type, cache associativity... and it generates HSPICE netlist of it?

I am totally new in this field so I was just wondering is there any tool like this.

If someone knows anything like this I would be very grateful if he (she) tells me.

Thanks
Zorjak
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top