Assura LVS extraction rules debug

Status
Not open for further replies.

jmoore180

Junior Member level 1
Joined
Feb 2, 2011
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,463
Hi.
I have a design rule mod I have been using for years to calculate a certain transistor geometry and after moving to a new design kit and version of Assura I am getting:

ERROR Text can't attach to layer: substrate is not connected.
WARNING LVS Run detected.
Non-legacy mode has been disabled for this LVS run
WARNING Errors exist in rules file so this program cannot continue.
Errors exist in the rules file '/opt/cad/IBM_PDK/cmrf8sf/V1.7.0.2DM/Assura/LVS/extract32.rul'.

Is their a way to get Assura to tell you where in the rules file it is running in to problems? I already have the verbose and strict switches set.
 

Please refer to this link:
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…