Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

assignment statement in Verilog

Status
Not open for further replies.

weng

Member level 1
Joined
Jan 13, 2006
Messages
32
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,576
Hi,

I read in somewhere stating that delay should not be included in assignment statement.
Example:
assign c = a & b;

Instead of
assign #0.3 c = a & b;

Can anyone tell me what is the reason? There shoud be some delay in any gates rite? But why delay is not included?
 

vivek

Member level 4
Joined
May 19, 2005
Messages
69
Helped
10
Reputation
20
Reaction score
1
Trophy points
1,288
Activity points
2,040
delays can be used and is legal. but it is used mainly in modelling. During RTL coding this has to be avoided
 

anjali

Full Member level 3
Joined
Aug 16, 2005
Messages
173
Helped
14
Reputation
28
Reaction score
6
Trophy points
1,298
Activity points
3,033
delays can be used for modelling but synthesis tools ignore the delays.
 

tigerajs

Member level 3
Joined
Feb 8, 2006
Messages
55
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,638
it has include the delay and it is very small
 

aravind

Advanced Member level 1
Joined
Jun 29, 2004
Messages
487
Helped
45
Reputation
94
Reaction score
18
Trophy points
1,298
Location
india
Activity points
3,597
in this point i wanna ask one question.
currently any tools works on behavioural level synthesis.
like i wanna assign a value after some delay only.
a <= #5 b
whether any synthesis tools works on this logic?
 

xuanzhu

Member level 3
Joined
Dec 14, 2002
Messages
64
Helped
5
Reputation
10
Reaction score
1
Trophy points
1,288
Location
shanghai
Activity points
450
synthesis tools can work on this logic, but in the synthesis process, the delay time in this code will be ignored, and this will result in the dismatch of functional verification from timing verification
 

novise

Newbie level 6
Joined
Feb 14, 2006
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,365
a delay can be simulated but it can't be synthesized so it is generally best to avoid delays while coding
 

askrkrao

Newbie level 4
Joined
Jun 6, 2006
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,322
It is a just a wire when we use assignment
or else we can write
wire c = a & b ;
 

spauls

Advanced Member level 2
Joined
Dec 17, 2002
Messages
524
Helped
26
Reputation
52
Reaction score
9
Trophy points
1,298
Activity points
3,354
You may have pre and post sim mismatch.
 

semiconductorman

Full Member level 3
Joined
Dec 18, 2004
Messages
156
Helped
23
Reputation
46
Reaction score
4
Trophy points
1,298
Activity points
1,769
There are far better ways of modellng delay then in assign statememt . If you are tring to model the transport delay then using #delay and assign statement will model it wrongly! . There was already a post on delay modeling

h**p://www.sunburst-design.com/papers/CummingsHDLCON1999_BehavioralDelays_Rev1_1.pdf
 

hareshcooleng

Member level 1
Joined
Aug 6, 2010
Messages
36
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Location
ahmedabad
Activity points
1,480
hi,
we use as delay as particular time limit when any process execute with in time of delay.
example for gate
or #2 u1(a,b, out);
and #1 u2(a, b, out);
this means that first gate execute for 2 time delay. After the second gate execute for 2+1 time delay.
For the more information use the book of verilog hdl author is James M. Lee.
i think it will help u.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top