ASIC Physical design

Status
Not open for further replies.
G

gandhipathik

Newbie level 6
Joined
Oct 19, 2011
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,343
hello all...

I want to when slack is violated during Static Timing Analysis , what we have to do or is there any techniques to solve violated paths in ASIC Physical Design ...?

Thanking you...
Pathik
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…