Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

ASIC Physical design

Status
Not open for further replies.
G

gandhipathik

Newbie level 6
Joined
Oct 19, 2011
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,343
hello all...

I want to when slack is violated during Static Timing Analysis , what we have to do or is there any techniques to solve violated paths in ASIC Physical Design ...?

Thanking you...
Pathik
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top