ASIC library netlist to FPGA

Status
Not open for further replies.
I don't think this can be done automatically. You can do that manually.

Do you have any example?
 

Do you think it is really possible to port ASIC to FPGA? For instance, how can you map AND gates from standard-cell library to LUTs in FPGAs?

Cheers
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…