Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Anybody has some experiences with Xilinx Forge compiler?

Status
Not open for further replies.

Ohh

Member level 2
Joined
May 31, 2001
Messages
50
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
440
Xilinx's Forge is a behavioral compiler that can generate RTL verilog code from Java byte code,
which can be implemented in a Xilinx FPGA.

**broken link removed**
 

Here are some PDF files about Xilinx Forge compiler.
 

That sounds very good, has anyone here used it? please give some comments on the compiler.

eman
 

Celoxica DK1.1 also does the similar job but using Handel-C code !
 

JHDL is another academic tool
that can synthesize an FPGA netlist from Java bytecode.
 

Forge

Hi,

does anyone have any docu about forge ... which java expression
need to b used to generate special HW segments ... the docu
with forge from X@l@nx is not so much ... Thankx

heat
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top