AMD interview for Design Verification

Status
Not open for further replies.
S

sagar_satish

Newbie level 4
Joined
Mar 21, 2011
Messages
7
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,328
I have an interview tomorrow with AMD for design verification position - entry level. Any tips on what I should be going through. So far, I have brushed up on

1) Verilog - writing code and common questions
2) ASIC design flow
3) Basic PERL
4) Digital circuits and concepts
5) RTL vs Behavioral

Anything else I am missing out on?
Thanks
 

Since you are interviewing for a DV job, I would suggest brushing up on System Verilog and have a rough understanding of the verification methodology (choose one of VMM/OVM/UVM). Don't memorize it, just understand TLM, BFM, and what sorts of abstraction these methodology is designed to provide.

Terry
 
yes ,you should know the verification flow and verification language !
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…