Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Advantages of latch over flip flop

Status
Not open for further replies.

elec_student

Member level 2
Joined
Nov 21, 2005
Messages
42
Helped
5
Reputation
10
Reaction score
2
Trophy points
1,288
Activity points
1,566
Hi,
Can anybody tell me some advantages of latch over flip flop except area advantage??

Also if sumbody can give some digital interview questions??

Thanks
 

roahan_ramesh

Newbie level 5
Joined
Jul 4, 2007
Messages
9
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,283
Location
Chennai, India
Activity points
1,339
Hello,
In a flip flop based design, when considering the clock period, we need to consider three aspects

1. Clock to Q delay.
2. Time taken by logic
3. Setup time

In a FF-based design Clock-to-Q delay and setup time are overheads and need to be addressed at all stages of the design. Therefore, if you try to reduce the clock period simply by reducing the time taken by logic, you will see at one point of time the overheads mentioned above become significant contributing factor to the higher clock rates.
In a latch-based design however, that overhead is paid for only once. Therefore, we can achieve higher clock speeds. Also there is a phenomenon called "time-borrowing". In this case, if one stage cannot finish its operation on time, then a certain amount of time can be borrowed from the subsequent stages, something that cannot be acheived in a FF based design.

Hope this answer helps.
 

abhisheksbox

Member level 1
Joined
May 24, 2007
Messages
40
Helped
7
Reputation
14
Reaction score
1
Trophy points
1,288
Activity points
1,481
Another good qus for interview is.......

Why JK flipflop is prefered over D flipdlop?
 

funzero

Full Member level 4
Joined
Nov 19, 2004
Messages
198
Helped
13
Reputation
26
Reaction score
5
Trophy points
1,298
Activity points
1,304
Latch-based design has small die size, while to flip-flop based design clock skew is a big problem when the clock frequency is in G-hz level.
 

sohiltri

Member level 5
Joined
Dec 16, 2006
Messages
81
Helped
6
Reputation
12
Reaction score
1
Trophy points
1,288
Activity points
1,750
Time sharing and time borrowing is the significant adv for latch in case of robust design.....But still latches are not prefferd over FF....

Using JK FF we can implement many function with lesser number of combinational gates...thus lesser delay....whereas with D FF size of Comb block will increase at each stage....
 

vermaji

Newbie level 3
Joined
Sep 6, 2007
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,301
Latch-based design has small die size,time-borrowing is less etc.
 

amitjagtap

Full Member level 5
Joined
Jan 10, 2007
Messages
304
Helped
42
Reputation
84
Reaction score
36
Trophy points
1,308
Activity points
3,273
hi
As u know latches are level triggered and ffs are edged triggered, thus latches can easily be used in Asynchronous design. An Asynchronous design where clock is not used, it uses handshaking between various logic blocks. Thus it is more faster than synchronous design.

well, here some basic digital questions in attached document.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top