Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

active or asserted input state in logic gates

Status
Not open for further replies.
PG1995

PG1995

Full Member level 5
Joined
Apr 18, 2011
Messages
248
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Activity points
3,758
Hi

Please have look on the attachment. Please help me with that para. The author uses the same terminology at other places. Thanks for the help.

Regards
PG
 

Attachments

  • Floyd - Digital Fundamentals 9e_0129.jpg
    Floyd - Digital Fundamentals 9e_0129.jpg
    565.8 KB · Views: 83

it is very clear text .... active 0 What you don't understand exactly ?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top