Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

active-hdl state diagram problem

Status
Not open for further replies.

Fractional-N

Full Member level 1
Joined
Oct 15, 2007
Messages
97
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Activity points
2,071
Hi,
I want to add an action to state diagram in active-hdl so that the action be executed with every pulse, how can I do that?

I mean the code must be somthing like this:


Code VHDL - [expand]
1
2
3
4
5
6
...
 
elsif (clk' event and clk = '1') then
   -- the action that runs with every rising clk edge
 
case state -- state machine starts here.

 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top