Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Active area in a layout

Status
Not open for further replies.

kgeorge123

Member level 1
Joined
Mar 23, 2005
Messages
34
Helped
8
Reputation
16
Reaction score
2
Trophy points
1,288
Activity points
1,763
Active is the area where the transistor is fabricated the whole area.
For ex in a Psubstrate if you want to create N transistor than your active will be p regions and n regions and the channel or gate.While in case when you have to create say P transistor you will first have to create n well and so the active part will be inside this.

Anyone have better explanation
 

eda_freak

Member level 3
Joined
Jun 20, 2005
Messages
62
Helped
12
Reputation
24
Reaction score
2
Trophy points
1,288
Activity points
1,997
Nope mate...active region is region in n-well where P+ implant is done....then P-diffusion within it...
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top