Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

abt EMI reduction in ASIC.. requset

Status
Not open for further replies.

rasj12

Junior Member level 1
Joined
Sep 21, 2006
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Mumbai
Activity points
1,369
1. The clock used in digital circuits is the chief contributor of radiated and conducted EMI. IC companies reduced the peak EMI radiated by modulating the clock.
1. How is the EMI related to the clock frequency variation?
2. Which method of modulation is the best method?
1. AM
2. FM (or PM)
3. Are there any undesirable effects in clock characteristics due to modulation?
4. Come to think of it, what are the important characteristics of a clock used in digital circuits?
5. What other clock characteristics can be manipulated to reduce peak EMI ?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top