Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

about vhdl code for feedback loop

Status
Not open for further replies.

kannan2590

Member level 4
Joined
Sep 1, 2012
Messages
77
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
india
Activity points
2,321
I suggest finding a good VHDL tutorial and working your way through it. You clearly have no idea what you're doing.
I have tried with good vhdl books and i have also tried your code .But the problem is the output of the feedback circuit is showing undefined.I have only asked if at all there is any mistake in the vhdl testbench in declaring the xin values then tell me the mistake.In books i have never found out how to declare xin or din values or vhdl tutorials as you have mentioned.
 

TrickyDicky

Advanced Member level 5
Joined
Jun 7, 2010
Messages
7,001
Helped
2,056
Reputation
4,129
Reaction score
2,006
Trophy points
1,393
Activity points
38,425
When you post the code you're testing, then we can comment on it. You cannot be using the last code you posted because it has errors.

So please post the code you are simulating.
 

pkmads

Newbie level 1
Joined
Apr 6, 2013
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,284
l1: for t in 0 to 79 loop
if( 0 <= t <= 19) then
k<=k0;
elsif(20 <= t <= 39) then
k<=k1;
elsif(40 <= t <= 59) then
k<=k2;
else
k<=k3;
end if;
is this correct in vhdl
 

FvM

Super Moderator
Staff member
Joined
Jan 22, 2008
Messages
46,972
Helped
13,933
Reputation
28,114
Reaction score
12,573
Trophy points
1,393
Location
Bochum, Germany
Activity points
273,896
As a delayed comment on the post #13 testbench, besides possible problems in the corrected DUT code that hasn't been shown, the testbench misses to assert the reset signal. So unless the DUT uses an initializing statement, the accumulator register will be never reset.

P.S.:
is this correct in vhdl
Clearly no.

Please observe forum rules: "Don't intrude in threads with different subject"
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top