Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] about the behavior model of current steering dac

Status
Not open for further replies.
J

jiangwp

Guest
The system analysis should be done before transistor level design about dac design.

Now , we are modeling the system parameter about current steering dac.

But , nothing is konwn about it.

anyone can give some tips about the behavior model of dac.
 

willyboy19

Full Member level 3
Joined
Feb 15, 2004
Messages
154
Helped
12
Reputation
24
Reaction score
2
Trophy points
1,298
Activity points
1,705
You can model some of the critical non-ideal effects of current steering DAC, including output impedance of the DAC, clock feedthrough and random/systematic mismatch of individual current sources.
 

sunking

Advanced Member level 3
Joined
May 25, 2004
Messages
874
Helped
70
Reputation
140
Reaction score
23
Trophy points
1,298
Activity points
6,283
Read some paper or book about adc and dac
such as
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top