Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

About overshoot of the bandgap reference

Status
Not open for further replies.

jonneylu

Member level 1
Joined
Dec 7, 2005
Messages
33
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,459
Hi friends:
The bandgap reference based on two-stage amplifier always start up with overshoot about 0.2V,but the loop phase margin is enough,i dont know why?
thanks a lot!
 

Do an AC analysis with IC forced at nodes.
You will observe different behaviour.
 

ambreesh said:
Do an AC analysis with IC forced at nodes.
You will observe different behaviour.

Er... What's your meaning by "IC forced at nodes", thx in advance!
 

Give intial conditions to nodes, voltages they would start from.
Then run AC analysis
 

What do you refer to overshoot to? Please, explain me.

Thanks
 

sina25 said:
What do you refer to overshoot to? Please, explain me.

Thanks

do u ramp up your power supply when simulate ?
 

Depends on the system if you want to apply a simulation with supplu ramp.
If you have a power down for your BGR then the supplu would appear as a step to the BGR.
 

When circuit start-up the opamp may not in the right region
so feedback loop is not active.
you can add some cap let the opamp work slowly.
like the attached picture.....
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top