Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

about i2c implementation in verilog

Status
Not open for further replies.

anoop12

Member level 5
Joined
Nov 29, 2006
Messages
89
Helped
6
Reputation
12
Reaction score
3
Trophy points
1,288
Activity points
1,867
Hi,

For I2C, both scl and sda are bi-directional.
For the RTL of i2c master, is it advisible to declare sda as "inout" or as separate ports as "sda_in", "sda_out" and "sda_output_en".

Is this to avoid use of tri state buffer on SoC as they are dificult for timing analysis?

Thanks
 

FvM

Super Moderator
Staff member
Joined
Jan 22, 2008
Messages
50,053
Helped
14,504
Reputation
29,278
Reaction score
13,445
Trophy points
1,393
Location
Bochum, Germany
Activity points
287,555
In some design enviroments, you possibly want to implement the output buffers as explicite low-level primitive. This is supported by the separate signals.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top