Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

about generate block in the SystemVerilog

Status
Not open for further replies.
A

aspirinnnnn

Member level 1
Joined
Jan 4, 2012
Messages
33
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
Beijing,China
Activity points
1,511
I have a generate block in SV like the following:
Code: 
genvar i;
genvar j;
generate 
for (i=0;i<8;i++)
	for(j=0;j<8;j++) begin:peBlockGen
		peLogic 	U_peLogic(
					.clock(clock),
					.reset_n(reset_n),
					.inst(inst),
		
					.din_self(din_self[i*8+j]),
					.din_up	  (	i==0 ? din_up[i] 		: 	din_self[(i-1)*8+j]	),
					.din_right(	j==7 ? din_right[i] 	: 	din_self[i*8+j+1]	),
					.din_down (	i==7 ? din_down[j] 		: 	din_self[(i+1)*8+j]	),
					.din_left (	j==0 ? din_left[i*8+1] 	:	din_self[i*8+j-1]	),
		
					.imageinport(j==0 ? imageinport[j] 	: 	imageport[i][j-1]),
					.imageoutport(j==7? imageoutport[j] : 	imageport[i][j]),
		
					.alu_result(alu_result[i*8+j])
		);
	end
endgenerate

it seems that vcs cann't recognize condition expression in the ports, is there anyway i can work around this？or i have to do it by hand8-O
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top