Gate level simulation simulates an ASIC/FPGA project after logic synthesis. It can simulate a system considering gate delay without considering wiring delay.
Perform synthesis and placement/routing steps (Foundation/Alliance or Quartus), replace your top level design file in your rtl workbench with the one generated by your implementation tool (Foundation/Alliance or quartus). You may need to do some changes especially for initialization.
regards