Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Gate level simulation simulates an ASIC/FPGA project after logic synthesis. It can simulate a system considering gate delay without considering wiring delay.
Perform synthesis and placement/routing steps (Foundation/Alliance or Quartus), replace your top level design file in your rtl workbench with the one generated by your implementation tool (Foundation/Alliance or quartus). You may need to do some changes especially for initialization.
regards
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
