Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

A synthesis problem about Design Compiler

Status
Not open for further replies.

cyteng

Member level 1
Joined
Aug 6, 2001
Messages
33
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
165
design compiler naming rule

After synthesis and optimization of my verilog file, I find some net( or wire) names is very strange. For example , the net connected from the output of nor gate to the data input of D flip-flop is called
" *cell*11/U2/control ". But I want very short net name like " N100" .
Does anyone know the answer to this question ?




Cyteng
 

buzkiller

Member level 4
Joined
Dec 31, 1999
Messages
75
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
602
design compiler naming rules

May be you should flatten your hierarchies.

regards,
Buzkiller.
 

cuiyujie

Junior Member level 3
Joined
Apr 25, 2002
Messages
26
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
144
design compiler net name

You cannot make sure all the name of all your internal wires is the same as before, adapt to these changes and don't count on post simulation a lot in verification.
 

cdic

Advanced Member level 4
Joined
Jun 28, 2001
Messages
103
Helped
5
Reputation
10
Reaction score
3
Trophy points
1,298
Location
silly valley
Activity points
882
ungroup naming rule design compiler

Change naming rule, eliminate *cell*, it's not fit for back-end design, also make sure no \ exist.
 

magicball

Newbie level 4
Joined
Feb 17, 2002
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
64
design compier changing cell names

There are several articles in Solv*Net, the common solution is change names after synthesis.
 

cyteng

Member level 1
Joined
Aug 6, 2001
Messages
33
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
165
design compiler synthesis

If I would like to change the net name *cell*11/U2/CONTROL1 to NCONTROL1 , how do I write define_name_rulse command ?

I use "define_name_rules myrule -map {{"\*cell\*","U"}}",
but it maps "*cell*11/U2/CONTROL1" to "U".
 

andromeda

Member level 3
Joined
Sep 26, 2002
Messages
65
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Activity points
1,149
09 dc compiler + define_name_rules

The simplest way is to use:
ungroup -flatten all -simple_names
(of course, if you want to remove the hierarchy)
Switch -simple_names will give you this type of names
 

joe2moon

Full Member level 5
Joined
Apr 19, 2002
Messages
280
Helped
19
Reputation
38
Reaction score
7
Trophy points
1,298
Location
MOON
Activity points
3,749
design compiler change net name

I think you need to define the naming rule for "simple_names" before you can use it in change naming command :eek:
 

wllee

Member level 1
Joined
Nov 26, 2001
Messages
34
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
66
synthesis bug

I hear DC2002.05 has bug in change naming rule function.
Maybe this is the bug.
 

cnz

Member level 5
Joined
Dec 10, 2001
Messages
93
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
617
how to use define_name_rules

cdic said:
Change naming rule, eliminate *cell*, it's not fit for back-end design, also make sure no \ exist.
I think that if you use cadence SE , we must eliminate "\".
however, to "*cell*" we needn't do it !
 

cnz

Member level 5
Joined
Dec 10, 2001
Messages
93
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
617
design compiler net names

define_name_rules BORG -allowed {A-Z a-z 0-9 _} \
-first_restricted {_ 0-9} \
-type cell

define_name_rules BORG -allowed {A-Z a-z 0-9 [ ] _} \
-first_restricted {_ 0-9} \
-type port

define_name_rules BORG -allowed {A-Z a-z 0-9 _} \
-first_restricted {_ 0-9} \
-type net

define_name_rules BORG -target_bus_naming_style {%s_%d} \
-type net

set bus_naming_style %s_%d

define_name_rules BORG -case_insensitive \
-map { {{"*cell*", "U"},{"*-return", "RET"}} }


change_names -hier -rule BORG
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top