Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

a question about PLL noise in high speed digital circuit.

Status
Not open for further replies.

chmhero

Member level 1
Joined
Jul 2, 2004
Messages
34
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
263
i want to design a spread sptrum PLL which provide 800MHz clock for digital circuit .
PLL power supply is a independent analog power supply differ from another circuit .and how about the power supply noise ,is it clean ??? . some papers mention that power supply noise is one of the most important noise source effect on phase noise . PLL ground is also independent ground ,how about the the substrat noise . any suggest is welcome .
 

qslazio

Full Member level 3
Joined
May 23, 2004
Messages
176
Helped
18
Reputation
36
Reaction score
7
Trophy points
1,298
Activity points
1,420
I think you should seperate the power supply for PFD DIVIDER and other analog part.
Because the analog parts are supply noise sensitive.

PFD and DIVIDER will induce the Fpfd or other freqeuncy noise on your power supply, and your output PSD will have the spur.
 

chmhero

Member level 1
Joined
Jul 2, 2004
Messages
34
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
263
Re: a question about PLL noise in high speed digital circuit

thanks .qslazio
the pdf and diveder use different power supply . it is mean that we can overider the power supply noise of VCO ? thanks ?
 

qslazio

Full Member level 3
Joined
May 23, 2004
Messages
176
Helped
18
Reputation
36
Reaction score
7
Trophy points
1,298
Activity points
1,420
VCO has a lot of noise source.
But as for the supply noise, I think you should increase the PSRR of voltage buffer between Low pass filter and VCO. That is where power supply noise injected into VCO.

And pay much attention to the supply you use for your Level Shift after the Ring Oscillator. This supply will also induce jitter. What you need to seperate is this supply.
 

fashion

Junior Member level 3
Joined
Sep 1, 2004
Messages
29
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
176
seperate vco power and power of digital part will improve the performance of vco.
 

montage2000

Member level 1
Joined
Jan 7, 2006
Messages
39
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Activity points
1,584
substrate noise is hard to isolated, except deep well
 

hanjiemy

Member level 3
Joined
Jun 11, 2004
Messages
54
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
428
1. Sperate power supply of VCO, CP, Divider.
2.Maybe add a Regulator to VCO's power. (Decrease pushing)
3. Add a lot of decoupling cap between vcc and gnd.
4. Add guard ring for each cell in layout.

hope it's useful!
 

hackjiang

Member level 4
Joined
Nov 14, 2005
Messages
71
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,288
Activity points
1,570
Re: a question about PLL noise in high speed digital circuit

If you care more about noise, useing LC tank instead of Ring Oscillator.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top