Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

A question about bandgap reference,please help me.

Status
Not open for further replies.

jonneylu

Member level 1
Joined
Dec 7, 2005
Messages
33
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,459
I designed a bandgap reference circuit,as is shown in the attached picture.The circuit is based on the amplifier feedback to build reference voltage.In ac simulation,it's loop gain and phase margin is enough,but in transient simulation,it will fluctuate with amplitude 0.2mV. I dont know which caused it.
Please help me to solve it ,thanks!
 

what is the fluctuation? Vref or opamp's step resonse.

if it is Vref's, I think it may come from your simulation power supply rise time or the parasitic cap between Vdd and Vref. you can use low rise time (1ms) to simulate.

if it is opamp's, I think you should simulate your opamp in the loop, not breaking it from the whole circuit , to see whether it is stable.
 

If the 0.2mV is at the voltage reference output, then it could be due to the poor PSRR of your opamp or the overall bandgap. Putting some cap at the output will also reduce some ripples.
 

to transbrother:
Sorry, when i attach the pic,encountered some trouble.
to iamxo:
Vref flucutation.And what you said is write,when the rise time is longer,the vref is better.
to suria:
the psrr is 90 db at DC.
 

jonneylu said:
to transbrother:
Sorry, when i attach the pic,encountered some trouble.
to iamxo:
Vref flucutation.And what you said is write,when the rise time is longer,the vref is better.
to suria:
the psrr is 90 db at DC.

If possible you can paste your circuit and simulation file here,
then someone can give you answers or suggestions about the problem.
 

Please upload the circuits.
 

pls upload your schematic and simulation files
 

In my opinion, it is caused by the simulation options. ues method=gear, the parastic ring will disappear.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top