Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] a layout problem with cadence

Status
Not open for further replies.

kudret

Junior Member level 2
Joined
Feb 8, 2010
Messages
22
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Student
Activity points
1,411
Hi friends

i have a problem with layout
when i want to create instance i find sth like this

**broken link removed**

what is wrong friends? what sould i do for this problem?
 

What is the problem???

You are trying to lay out a pmos and an nmos transistor and they are in your window. If the problem is that you do not see the layers, go to: options->Display and in the pop-up window set the "Display Levels" "Stop" to 20 or so... You might have a short cut, like <shift>-f (and <ctrl>-f to go back).
 
  • Like
Reactions: kudret

    kudret

    Points: 2
    Helpful Answer Positive Rating
What is the problem???

You are trying to lay out a pmos and an nmos transistor and they are in your window. If the problem is that you do not see the layers, go to: options->Display and in the pop-up window set the "Display Levels" "Stop" to 20 or so... You might have a short cut, like <shift>-f (and <ctrl>-f to go back).

i solved the problem with your help

thank you ;)
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top