Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

15nm technology how to configure

Status
Not open for further replies.

santrasantanu

Newbie level 2
Joined
Mar 20, 2015
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Location
Taiwan
Activity points
15
Hi everyone,
I want to design some basic gates like 2 inputs AND, OR, NAND etc. using Nangate 15 nm PDK technology. but I can not configure NanGate 15nm PDK technology with Virtuoso-6.1.5 . I do not find any help for configuration from the internet. Please let me know from where I can get some help otherwise please inform me the steps.

Thanks in advance!
Santanu Santra
 

erikl

Super Moderator
Staff member
Joined
Sep 9, 2008
Messages
8,112
Helped
2,694
Reputation
5,368
Reaction score
2,293
Trophy points
1,393
Location
Germany
Activity points
44,054
Try to find appropriate layout templates of these gates in larger processes, understand their layout and arrangement, then shrink the W/L ratios of their transistors suitably to your process size.

Eventually adapt the W/L ratios of the PMOSFETs to the µp/µn (mobility) ratio of your process. For optimization use simulation analysis to achieve the required propagation delay and/or symmetrical rise-/fall-times.
 

BigBoss

Advanced Member level 5
Joined
Nov 17, 2001
Messages
5,149
Helped
1,535
Reputation
3,068
Reaction score
1,386
Trophy points
1,393
Location
Turkey
Activity points
30,949
Hi everyone,
I want to design some basic gates like 2 inputs AND, OR, NAND etc. using Nangate 15 nm PDK technology. but I can not configure NanGate 15nm PDK technology with Virtuoso-6.1.5 . I do not find any help for configuration from the internet. Please let me know from where I can get some help otherwise please inform me the steps.

Thanks in advance!
Santanu Santra

Are you sure this process is %100 compatible with IC 6.1.5 ? I mean configuration of this PDK should be explained somehow in its help dir or somewhere else..
If it's so, loading libinit.il ( or similar ) skill starup file should load all necessary settings into Virtuoso environment.
 

santrasantanu

Newbie level 2
Joined
Mar 20, 2015
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Location
Taiwan
Activity points
15
Hi erikl,
I know how to configure these basic gates using 180nm and 45nm pdk technology, but for 15 nm pdk technology I did not find any help.
If you know how to configure, please help me.
thank you.
Santanu Santra
 

erikl

Super Moderator
Staff member
Joined
Sep 9, 2008
Messages
8,112
Helped
2,694
Reputation
5,368
Reaction score
2,293
Trophy points
1,393
Location
Germany
Activity points
44,054
Why don't you use the same configuration as, e.g., in the 45nm std. lib? Just define your new cell height, the power supply rails, the i/o connectivity positions, then scale down and optimize the W/L ratios as I told you above. L=Lmin of the process.

If you have a concrete question, ask again!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top