Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Question on ASIC Test

Status
Not open for further replies.
S

Shantha Rangarajan

Newbie level 3
Joined
Jul 13, 2005
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,320
In general,

What does a ASIC Test Engineer work at. Is it , DFT, BIST, Scan test etc or there are other functionalities too.

Shantha Iyer
 

test design engr works on DFT which is scan test, bist, boundary scan.
 

i think asic test engineer's job is to convert DFT design engineer's vectors (that include functions,scan ,etc) and test the chip on ATE.
they are two occupations.
 

It depends on who is writing the job description. I am a Verification engineer, but my role also includes DFT. A test engineer may be someone who does DFT or ATPG or someone who runs the ATE, or all!
 

Its depends, can be some or all of the following:
- DFT (insert scan, integrate test circuitry ie. BIST, JTAG, improve test coverage)
- ATPG
- Writing test vector
- Write test program
- ASIC test (in tester)
 

It also depends on the job description and whether
the company is a fabless design house or faoundry
or test/packege factory. There are also test group
in board level for FAE or sth, others are involved in
software side.
 

there are sveral jobs you can do .
1. convert VCD format test vector to machine specific format .
2. if the vector are too large and shrink it into a small one without loss of info.
3. DO testing operatoin on TESTer
4.judge some basic scene of test and give some advice.
5.draw a PCB for asic to test.
 

Generally depending if you are in test design or test development.
(tasks are interchangable depending on company)

test design>>
Test structure definition and specification
implementation of DFT (scan, BIST, boundary scan, macro test, etc)
ATP generation
pattern simulation

test development>>
Pattern conversion/cyclisation to ATE format
Test program generation
Tester board design
ATE testing
Test program transfer to manufacturing site

The former sits in the office facing the workstation, the latter ferries between office and test site, usually in the wee hours, but gets better renumaration.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top