Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Difference between SP transistor and package transistor

Status
Not open for further replies.

zkmicrowave

Member level 3
Joined
Jul 4, 2003
Messages
61
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
387
a question about ADS

In ADS,The transistor with S parameter named SP but i did the design with the transistor with package ,but their results are not the same!
why?
thx
 

Do you mean you drag the "SP" from ADS component library?
 

Re: a question about ADS

The S-Parameters of a transistor naked die are always different than packaged version due to parasitic effects such as bonding, capacitive effect of the diepad , etc..
Therefore s-parameters seem to be different.
In the databooks, s-parameters are given usually for packaged version unless noticed.
 

The explanation from BigBoss: "The S-Parameters of a transistor naked die are always different than packaged version due to parasitic effects such as bonding, capacitive effect of the die pad , etc.." is true and correct.

To know more about this effect on the S-parameter, you can refer to 0302M34.pdf for the parasitic effect at **broken link removed**
 

Re: a question about ADS

To start our design we can pick transistor from s-parameter lib or from pakage lib which option is good and why?
 

Re: a question about ADS

i think it is better to us SP models , it is easier to do s parameter simulation with them , without need to design bias networks in the frist design stages ,
begin with stabilty and matching to get the gain and the desierd NF ,
after u design matching networks
use nonlinear model to get the DC point u used in sp
and then design the bais netowrk
 

a question about @DS

Care:
The s parameter can obtain from the DATA sheet or the EDA soft lib.And mean the linear lib.
For the BJT,there are two type of you must be care to use it.One is the chip and it do not include the pakage model ,the other is the pakage DATA.

The other you must care is the reference plane for the S dembed.You must use the same reference plan to design.

Just this.

In nomal,the simulated result do not meet the test data very well. Because some thing you may do not consider:such as the coax to microstrip transition/the coax you used to link the test equipment an so on.
 

a question about @DS

If more exact,you may use nonlinear simulate.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top