Puppet123
Full Member level 6
When making time interleaved ADC you get gain, offset mismatches along with bandwidth and timing mismatch/skew.
How can mismatches be stopped using filtering - how can I simulate this filter using circuit simulation ?
How can mismatches be stopped using filtering - how can I simulate this filter using circuit simulation ?