shanmei
Advanced Member level 1
I have some digital schematic( not verilog/VHDL), and I want to generate the layout automatically. The wires of each devices should be connected well when the layout is generated.
Is that possible? How to do it? Thanks.
Is that possible? How to do it? Thanks.