Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Use of DCM in Altera FPGA (Cyclone II) Boards

Status
Not open for further replies.
S

shom_show

Member level 1
Joined
Feb 28, 2012
Messages
41
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,621
Hi all,

I am struggling with a program in Block diagram schematic way based on the usage of DCM for varying the frequency of a square wave signal so as to get 40 kHz square wave output. Can anyone suggest me how to construct the DCM block in Cyclone II for achieving the desired output.

Waiting eagerly for your response. Thanks in advance.
 

The clock processing units of Altera devices are named PLL rather than DCM.

Cyclone II PLLs have a minimal output frequency of 10 MHz, they can't generate 40 kHz, and it won't make much sense to generate a 40 kHz output signal by a PLL, even with newer devices like Cyclone III that support PLL post counter cascading and respective low output frequencies.

Instead you'll divide your input or PLL output clock with suitable counter.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top