Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[moved] generate test patterns for stuck-at and transition faults

Status
Not open for further replies.
M

mosayeb

Newbie level 1
Joined
Jul 14, 2015
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
6
hi
i want Perform ATPG to generate test patterns for stuck-at and transition faults for the full-scan netlist.
but i have a problem in to scansyn step. error cant find scan chin instales of chin1


I give package in https://booksite.elsevier.com/9780123705976 link
websit of wang
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top