Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
If there is a large enough input voltage difference between vp and vn, all of I3 flows through either M1 or M2. This means that there is a current imbalance in the cascode stage, which is being levelled out by sinking/sourcing additional current to/from the output capacitor, which equals I3. So the fastest this can be done is I3/CL which translates to A/((A*s)/V) = V/s = Slew Rate.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.