tjhopedream
Newbie level 2
In my design, there are two independent clocks in functional mode and cross clock path are defined as false path. But in DC scan mode, these two clocks will be grouped into a single scan clock. Do we need to fix timing violation on these cross clock paths which become driven by the same scan clock in scan mode?
