Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

timing check in DC scan capture mode

Status
Not open for further replies.

tjhopedream

Newbie level 2
Newbie level 2
Joined
May 8, 2008
Messages
2
Helped
0
Reputation
2
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,294
In my design, there are two independent clocks in functional mode and cross clock path are defined as false path. But in DC scan mode, these two clocks will be grouped into a single scan clock. Do we need to fix timing violation on these cross clock paths which become driven by the same scan clock in scan mode?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top