Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Write and read operations for SRAM using PSPICE

Status
Not open for further replies.
R

rajrevanth61

Member level 3
Joined
Mar 6, 2014
Messages
65
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
429
Hello EVERYONE,

I have written the basic pspice netlist for 6T SRAM, Now i want to perform the read and write operations on it. Should I need to incorporate that logic in the basic netlist only or should i write another netlist for read and write and then relate the basic netlist with the read and write netlist. Please help me.

here is my netlist for sram
*sram*

*source
vdd vdd 0 dc 2

*access control
vwl wl 0 pulse(0 4 0 100u 100u 2m 8m)

*data control
vbl bl 0 dc 1
vblb blb 0 pulse(0 1 5m 100u 100u 2m 8m)

*transistors used for latching
m1 Q QR 0 0 NMOS l=1u w=0.35u

m2 Q QR vdd vdd PMOS l=1u w=0.70u

m3 QR Q 0 0 NMOS l=1u w=0.35u

m4 QR Q vdd vdd PMOS l=1u w=0.70u

*transistors used for data access
m5 bl wl QR QR NMOS l=1u w=0.35u
m6 blb wl Q Q NMOS l=1u w=0.35u

.model NMOS NMOS [kp=20u vto=0 lambda=0]
.model PMOS PMOS [kp=20u vto=0 lambda=0]

.end
Click to expand...
 
Last edited by a moderator:

Either of suggested method would work. Keeping these two as separate netlist and using them together is recommended option. This approach would provide you flexibility to reuse these two in other circuits as well.
 

Now I have two separate netlists for Read and write operation of SRAM, how do i combine them?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top