Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Universal shift register (load state and serial data confusion)

Status
Not open for further replies.
S

sarjumaharaj

Junior Member level 1
Joined
Mar 2, 2014
Messages
16
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
148
usr.PNG Have a look at the image i have attached. It is an example of universal shift register. It was in one of the sections of parallel in parellel out universal shift register. However, I think that this USR can do serial input as well with it's SR and SL inputs. Can anyone please see and tell me.

Also, for the load and gate, one of the port is connected to the rightshift on signal LR. Is it important that we do that, or is it necessary at all?
 

Sorry but I am not sure what is your question. However, I think the connection of L/R input needs to be removed from the "LOAD" AND gates. Everything else looks OK. Perhaps there is one function missing. This design will do something on every clock. You might want to add a "HOLD" function which freezes the register contents. The functions are then SR, SL, LOAD and HOLD. Then, what about a RESET or CLEAR?
 
Last edited:

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top