Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Verilog Error!! Please help me...

Status
Not open for further replies.
J

jeetesh

Newbie level 4
Joined
Dec 19, 2013
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
54
I am getting an error at the udp instantiation line, while viewing RTL schematic, as: Unsupported Switch or User Defined Primitive
but syntex is correct.... help me.. I am using xilinkx 14.1

Code Verilog - [expand]
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23

primitive udp (d,a,b,c);
    output d;
    input a,b,c;
    table
      //a b c   : d;
    0 0 0 : 0;
    0 0 1 : 1;
    0 1 0 : 1;
    0 1 1 : 0;
    1 0 0 : 1;
    1 0 1 : 0;
    1 1 0 : 0;
    1 1 1 : 1;
    endtable
endprimitive
 
module xor3_udp(x,y,u,v,w);
    input u,v,w;
    output x,y;
    and (y,u,v);
    udp (x,u,v,w);
 
endmodule
 
Last edited by a moderator:

while instantiating udp, you need to provide both udpname and udp instance name.
like, udp udp_inst(x,u,v,w);
you need to follow the same syntax as module instantiation.
 

It is again showing same error while viewing RTL Schematics.. @yourcheers
 

why do you used a primitive?
and not a custom module?
 

I don't think UDP is supported for synthesis in the Xilinx tools. It's for simulation only.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top