Verilog Error!! Please help me...

[jeetesh]

I am getting an error at the udp instantiation line, while viewing RTL schematic, as: Unsupported Switch or User Defined Primitive
but syntex is correct.... help me.. I am using xilinkx 14.1

---

Code Verilog - [expand]
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
primitive udp (d,a,b,c);
    output d;
    input a,b,c;
    table
      //a b c   : d;
    0 0 0 : 0;
    0 0 1 : 1;
    0 1 0 : 1;
    0 1 1 : 0;
    1 0 0 : 1;
    1 0 1 : 0;
    1 1 0 : 0;
    1 1 1 : 1;
    endtable
endprimitive
 
module xor3_udp(x,y,u,v,w);
    input u,v,w;
    output x,y;
    and (y,u,v);
    udp (x,u,v,w);
 
endmodule

---

 

[yourcheers]

while instantiating udp, you need to provide both udpname and udp instance name.
like, udp udp_inst(x,u,v,w);
you need to follow the same syntax as module instantiation.

 

[jeetesh]

It is again showing same error while viewing RTL Schematics.. @yourcheers

 

[rca]

why do you used a primitive?
and not a custom module?

 

[jbeniston]

I don't think UDP is supported for synthesis in the Xilinx tools. It's for simulation only.