Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to extract design hierachy in irun?

Status
Not open for further replies.
S

skyworld_cy

Junior Member level 3
Joined
Jun 29, 2011
Messages
31
Helped
0
Reputation
0
Reaction score
1
Trophy points
1,288
Activity points
1,513
Hi,
I have a design with Verilog, simulated with irun. Is there a way to extract the hierarchy of the design? I would like to extract all ports of each level and probe them. thanks.


regards
skyworld
 


You can use the " . " (dot) operator to call the Ports and Internal signals.
For example if your top Tb is TB_TOP and your top module instance is TOP, and if there are modules instantiated inside the TOP as A1, A2, etc.
And if A2 have port called clk and if you want to access that port you can do like this :
TB_TOP.TOP.A2.clk
which will bring the clk port of A2
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top