Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Error in DRC in cadence

Status
Not open for further replies.
M

muffassir

Member level 3
Joined
Sep 15, 2011
Messages
67
Helped
10
Reputation
20
Reaction score
10
Trophy points
1,288
Location
Planet Earth
Activity points
1,802
Hi all,

I am getting an error in my layout while running the DRC .
The error is

PSUB_StampErrorFloat

I dont have any NMOS devices in my circuit layout.

revert me back at the earliest.
\
 

You need a substrate-tap (with metal connection to GND resp. VSS) anyway. Best would be a p-guardRing around your nwell(s).
Your substrate must have a defined potential!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top