Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

query on Design Rule Constraints & Design Rule Check

Status
Not open for further replies.
P

pavanhs

Junior Member level 2
Joined
Jul 5, 2011
Messages
24
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,409
Hi ,

Can anybody explain me the Difference between Design Rule Constraints & Design Rule Check ?

Which among these used for which purpose?

And what are DRC Violations ?


--
Thanks in Advance,
Pavankumar HS
 

For a particular technology say 65nm, their is a rule that gate width or any other physical dimension can varry in a range having maximum & minimumn values. These are called Design rule constraints.
Once design is done, we have to check whether these constraints are met or not. This is called Desig rule check.
If the design rule constraints are not met it leads to violation which is called DRC(design rule violation)
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top