Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How fdisplay vector in signed deimal format?

Status
Not open for further replies.
N

neoflash

Advanced Member level 1
Joined
Jul 2, 2005
Messages
492
Helped
10
Reputation
20
Reaction score
2
Trophy points
1,298
Activity points
4,759
verilog simulators provides a few format for data export, such as %b, %d (for decimal).

However, in case the vector is a signed number, how we let simulator export utility aware of it and process it correctly?

Added after 32 minutes:

also, how to fdiaplay the vector representing a real value.

How to let simulator aware where is the "dot" of this real value?
 

it uses the C-language format, so %d is for decimal format, %f is for floating point.

Added after 1 minutes:

Moreover, %7.3f specifies a minimum field width of 7 and 3 fractional digits.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top