Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

FPGA TO ASIC - What is the ASIC appropriate?

Status
Not open for further replies.
S

sonaj

Newbie level 5
Joined
Jul 5, 2008
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,330
FPGA TO ASIC

What is the ASIC appropriate?
500 000 XILINX spartan2 slices
 

FPGA TO ASIC

I don't think there is a xilinx sparten2 device with 500 000 slice.
You can refer to the xilinx documnet.
 

Re: FPGA TO ASIC

This is a theoretical question.
500 slices of my projects, but the core should ASIC 1000.
 

Sonaj,

There is no ASIC appropriate or a conversion formula for ASIC to FPGA. In ASIC, the gate count depends on the target library you are using. I say this as target library because, here we express Gate count in terms NAND gate area.

So we cannot perfectly map any FPGA based slice count to ASIC gate area.
Yes, its true that you can have an approximate gate count for your target design.

Hope it helps.

regards,
freak
 

ok.

But to me there is a Verilog code, and want to know how many require gate?
Let's say a standard cell technology,
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top