Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Few doubts regarding RTL compiler

Status
Not open for further replies.
barath_87

barath_87

Full Member level 3
Joined
Feb 7, 2006
Messages
183
Helped
18
Reputation
36
Reaction score
6
Trophy points
1,298
Location
India
Activity points
2,361
1) what is elaborating , why do we do it for the top module in your hdl?
2)what is dead code removal?
3)what is synthesized to mapped?

Thank you in advance.
 

dead code removal is where the synthesizer removes logic that is unused. i.e. logic that isn't connected to an output.
 

Mapping is where the synthesized logic equations are translated - or mapped - to a set of actual gates selected from a specific library
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top